Digital Verification Architect—Test-Chip Silicon

Jobtailor is seeking a senior verification engineer to verify complex digital hardware architectures and lead verification strategy across the product lifecycle.

Requirements include strong SystemVerilog/UVM experience, constrained random verification, and coverage-driven verification with debugging proficiency. Knowledge of formal verification is a plus, and the role emphasizes mentoring and technical excellence.